|
List Of VIA Microprocessors
This article lists x86-compliant microprocessors sold by VIA Technologies, grouped by technical merits: cores within same group have much in common. Cyrix design ( Cyrix III) * All models support: '' MMX, 3DNow!'' Centaur Technology design Cyrix III, C3 * All models support: '' MMX, 3DNow!'' C3, C7 * All models support: '' MMX, SSE'' * SSE2, SSE3, NX bit supported by Esther (C5J) * x86 (no x86-64) Nano * First VIA processor with x86-64 x86-64 (also known as x64, x86_64, AMD64, and Intel 64) is a 64-bit extension of the x86 instruction set architecture, instruction set. It was announced in 1999 and first available in the AMD Opteron family in 2003. It introduces two new ope ... instruction set * See List of Nano microprocessors CHA * Announced 2019. Discontinued in 2021 with the sales of Centaur to Intel. * 8 cores + "NCORE" neural processor for AI acceleration. * supports: MMX SSE SSE2 SSE3 SSSE3 SSE4.1 SSE4.2 AES AVX AVX2 FMA3 SHA AVX ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
VIA Technologies
VIA Technologies, Inc. () is a Taiwanese manufacturer of integrated circuits, mainly motherboard chipsets, CPUs, and memory. It was once the world's largest independent manufacturer of motherboard chipsets. As a fabless semiconductor company, VIA conducts research and development of its chipsets in-house, then subcontracts the actual (silicon) manufacturing to third-party merchant foundries such as TSMC. VIA is also the parent company of VIA Labs Inc. (VLI, ). As an independently traded subsidiary, VLI develops and markets USB 3, USB 4, USB Type-C, and USB PD controllers for computer peripherals and mobile devices. History The company was founded in 1987, in Fremont, California, USA by Cher Wang. In 1992, it was decided to move the headquarters to Taipei, Taiwan in order to establish closer partnerships with the substantial and growing IT manufacturing base in Taiwan and neighbouring China. In 1999, VIA acquired most of Cyrix, then a division of National Semiconductor. Th ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
SSE2
SSE2 (Streaming SIMD Extensions 2) is one of the Intel SIMD (Single Instruction, Multiple Data) processor supplementary instruction sets introduced by Intel with the initial version of the Pentium 4 in 2000. SSE2 instructions allow the use of XMM (SIMD) registers on x86 instruction set architecture processors. These registers can load up to 128 bits of data and perform instructions, such as vector addition and multiplication, simultaneously. SSE2 introduced double-precision floating point instructions in addition to the single-precision floating point and integer instructions found in SSE. SSE2 extends earlier SSE instruction set by adding 144 new instructions to the previous 70 instructions. SSE2 intends to fully replace MMX, a SIMD instruction set found on IA-32 architecture processors. Competing chip-maker AMD added support for SSE2 with the introduction of their Opteron and Athlon 64 ranges of AMD64 64-bit CPUs in 2003. SSE2 was extended to create SSE3 in 2004, and e ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
List Of VIA Eden Microprocessors
The Eden microprocessors from VIA Technologies are fifth- and sixth-generation CPUs targeted at the embedded market. Embedded processors Eden ESP "Samuel 2" (150 nm) * All models support: '' MMX, 3DNow!'' "Nehemiah" (130 nm) * All models support: '' MMX, SSE, VIA PadLock (AES, RNG)'' Eden-N "Nehemiah" (130 nm) * All models support: '' MMX, SSE, VIA PadLock (AES, RNG)'' * VIA PowerSaver supported Eden "Esther" (standard-voltage, 90 nm) * All models support: '' MMX, SSE, SSE2, SSE3, NX bit, VIA PadLock (SHA, AES, Montgomery Multiplier, RNG)'' * VIA PowerSaver supported with up to 8 ACPI P-states * Idle power 500 mW "Esther" (ultra-low-voltage, 90 nm) * All models support: '' MMX, SSE, SSE2, SSE3, NX bit, VIA PadLock (SHA, AES, Montgomery Multiplier, RNG)'' * VIA PowerSaver supported with up to 8 ACPI P-states Eden X2 "Eden X2" (40 nm) * All models support: '' MMX, SSE, SSE2, SSE3, x86-64, NX bit, x86 virtualization, VIA PadLock (S ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
List Of VIA C7 Microprocessors
The C7 microprocessor from VIA Technologies is a seventh-generation CPU targeted at the consumer and embedded market. Desktop processors C7 "Esther" (90 nm) * All models support: '' MMX, SSE, SSE2, SSE3, NX bit, VIA PadLock (SHA, AES, Montgomery Multiplier, RNG)'' * VIA PowerSaver supported with 2 ACPI P-states C7-D "Esther" (90 nm) * All models support: '' MMX, SSE, SSE2, SSE3, NX bit, VIA PadLock (SHA, AES, Montgomery Multiplier, RNG)'' * VIA PowerSaver supported on Model D 1.8 and 2.0 with 2 ACPI P-states Mobile processors C7-M "Esther" (standard-voltage, 90 nm) * All models support: '' MMX, SSE, SSE2, SSE3, NX bit, VIA PadLock (SHA, AES, Montgomery Multiplier, RNG)'' * VIA PowerSaver supported with up to 8 ACPI P-states "Esther" (ultra-low-voltage, 90 nm) * All models support: '' MMX, SSE, SSE2, SSE3, NX bit, VIA PadLock (SHA, AES, Montgomery Multiplier, RNG)'' * VIA PowerSaver supported with up to 8 ACPI P-states External links VIA C7 produ ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
List Of VIA C3 Microprocessors
The C3 microprocessor from VIA Technologies is a fifth-generation CPU targeted at the desktop and mobile markets. Desktop processors C3 "Samuel 2" (150 nm) * All models support: '' MMX, 3DNow!, LongHaul'' * FPU runs at 50% of core speed "Ezra"/"Ezra-T" (130 nm) * All models support: '' MMX, 3DNow!, LongHaul'' * FPU runs at 50% of core speed "Nehemiah" (130 nm) * All models support: '' MMX, SSE, VIA PadLock (AES, RNG), LongHaul'' Mobile processors C3-M "Ezra"/"Ezra-T" (130 nm) * All models support: '' MMX, 3DNow!, LongHaul'' * FPU runs at 50% of core speed "Nehemiah" (130 nm) * All models support: '' MMX, SSE, VIA PadLock (AES, RNG)'' * VIA PowerSaver supported External links VIA C3 product pageVIA C3-M product pageVIA Processor specification comparison See also * List of VIA microprocessors This article lists x86-compliant microprocessors sold by VIA Technologies, grouped by technical merits: cores within same group have much in common. Cyr ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
List Of VIA Nano Microprocessors
The Nano microprocessor from VIA Technologies is an eighth-generation CPU targeted at the consumer and embedded market. Desktop and mobile processors Nano L "Nano 2000" series (65nm) * All models support: '' MMX, SSE, SSE2, SSE3, SSSE3, x86-64, NX bit, VT-x (stepping 3 and higher), VIA PadLock (SHA, AES, RNG)'', VIA PowerSaver "Nano 3000" series (65nm) * All models support: '' MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, x86-64, NX bit, VT-x, VIA PadLock (SHA, AES, RNG)'', VIA PowerSaver "Nano X2" (40nm) * All models support: '' MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, x86-64, NX bit, VT-x, VIA PadLock (SHA, AES, RNG)'', VIA PowerSaver * Two Nano 3000 (Isaiah) in the same die "Nano QuadCore" (40nm) * All models support: '' MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, x86-64, NX bit, VT-x, VIA PadLock (SHA, AES, RNG)'', VIA PowerSaver * Two Nano x2 (Isaiah) in a Multi-chip module Nano C "Nano QuadCore" (28nm) * All models support: '' MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
VIA QuadCore
The VIA Nano (formerly code-named VIA Isaiah) is a 64-bit CPU for personal computers. The VIA Nano was released by VIA Technologies in 2008 after five years of development by its CPU division, Centaur Technology. This Isaiah 64-bit architecture was designed from scratch, unveiled on 24 January 2008, and launched on 29 May, including low-voltage variants and the Nano brand name. The processor supports a number of VIA-specific x86 extensions designed to boost efficiency in low-power appliances. History Unlike Intel and AMD, VIA uses two distinct development code names for each of its CPU cores. In this case, the codename 'CN' was used in the United States by Centaur Technology. Biblical names are used as codes by VIA in Taiwan, and Isaiah was the choice for this particular processor and architecture. It is expected that the VIA Isaiah will be twice as fast in integer performance and four times as fast in floating-point performance as the previous-generation VIA Esther at an ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
VIA Nano
The VIA Nano (formerly Code name#Commercial code names in the computer industry, code-named VIA Isaiah) is a 64-bit CPU for personal computers. The VIA Nano was released by VIA Technologies in 2008 after five years of development by its CPU division, Centaur Technology. This Isaiah 64-bit architecture was designed from scratch, unveiled on 24 January 2008, and launched on 29 May, including low-voltage variants and the Nano brand name. The processor supports a number of VIA-specific x86 extensions designed to boost efficiency in low-power appliances. History Unlike Intel and AMD, VIA uses two distinct development code names for each of its CPU cores. In this case, the codename 'CN' was used in the United States by Centaur Technology. Biblical names are used as codes by VIA in Taiwan, and Isaiah was the choice for this particular processor and architecture. It is expected that the VIA Isaiah will be twice as fast in integer performance and four times as fast in floating-point p ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
VIA Eden
VIA Eden is a variant of VIA Technologies, VIA's VIA C3, C3/VIA C7, C7 x86 CPU, processors, designed to be used in embedded devices. They have smaller package sizes, lower power consumption, and somewhat lower computing performance than their C equivalents, due to reduced clock rates. They are often used in VIA EPIA, EPIA mini-ITX, nano-ITX, and Pico-ITX motherboards. In addition to x86 instruction decoding, the processors have a second undocumented Alternate Instruction Set. The Eden is available in four main versions: The Eden ULV 500 MHz was the first variant to achieve a Thermal design power, TDP of 1W .http://www.viatech.com/en/2007/08/via-announces-1-watt-processor-the-worlds-most-power-efficient-x86-cpu/ VIA Eden ULV 500MHz press release See also * List of VIA Eden microprocessors References External links VIA Eden Processors - Low Power Fanless Processing VIA Technologies x86 microprocessors, Eden Computer-related introductions in 2007 {{Compu-hardware- ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
X86-64
x86-64 (also known as x64, x86_64, AMD64, and Intel 64) is a 64-bit extension of the x86 instruction set architecture, instruction set. It was announced in 1999 and first available in the AMD Opteron family in 2003. It introduces two new operating modes: 64-bit mode and compatibility mode, along with a new four-level paging mechanism. In 64-bit mode, x86-64 supports significantly larger amounts of virtual memory and physical memory compared to its 32-bit computing, 32-bit predecessors, allowing programs to utilize more memory for data storage. The architecture expands the number of general-purpose registers from 8 to 16, all fully general-purpose, and extends their width to 64 bits. Floating-point arithmetic is supported through mandatory SSE2 instructions in 64-bit mode. While the older x87 FPU and MMX registers are still available, they are generally superseded by a set of sixteen 128-bit Processor register, vector registers (XMM registers). Each of these vector registers ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
NX Bit
The NX bit (no-execute bit) is a processor feature that separates areas of a virtual address space (the memory layout a program uses) into sections for storing data or program instructions. An operating system supporting the NX bit can mark certain areas of the virtual address space as non-executable, preventing the processor from running any code stored there. This technique, known as executable space protection or Write XOR Execute, protects computers from malicious software that attempts to insert harmful code into another program’s data storage area and execute it, such as in a buffer overflow attack. The term "NX bit" was introduced by Advanced Micro Devices (AMD) as a marketing term. Intel markets this feature as the XD bit (execute disable), while the MIPS architecture refers to it as the XI bit (execute inhibit). In the ARM architecture, introduced in ARMv6, it is known as XN (execute never). The term NX bit is often used broadly to describe similar executable space p ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
SSE3
SSE3, Streaming SIMD Extensions 3, also known by its Intel code name Prescott New Instructions (PNI), is the third iteration of the SSE instruction set for the IA-32 (x86) architecture. Intel introduced SSE3 in early 2004 with the Prescott revision of their Pentium 4 CPU. In April 2005, AMD introduced a subset of SSE3 in revision E (Venice and San Diego) of their Athlon 64 CPUs. The earlier SIMD instruction sets on the x86 platform, from oldest to newest, are MMX, 3DNow! (developed by AMD, no longer supported on newer CPUs), SSE, and SSE2. SSE3 contains 13 new instructions over SSE2. Changes The most notable change is the capability to work horizontally in a register, as opposed to the more or less strictly vertical operation of all previous SSE instructions. More specifically, instructions to add and subtract the multiple values stored within a single register have been added. These instructions can be used to speed up the implementation of a number of DSP and 3D op ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
