|
PowerPC G5
The PowerPC 970, PowerPC 970FX, and PowerPC 970MP are 64-bit PowerPC processors from IBM introduced in 2002. When used in PowerPC-based Macintosh computers, Apple referred to them as the PowerPC G5. The 970 family was created through a collaboration between IBM and Apple. The project went under the codename GP-UL or Giga Processor Ultra Light, where Giga Processor was the codename for the POWER4 from which the core was derived. When Apple introduced the Power Mac G5, they stated that this was a five-year collaborative effort, with multi-generation roadmap. This forecast however was short-lived when Apple later had to retract its promise to deliver a 3 GHz processor only one year after its introduction. IBM was also unable to reduce power consumption to levels necessary for laptop computers. Ultimately, Apple only used three variants of the processor. IBM's JS20/JS21 blade modules and some low-end workstations and System p servers are based on the PowerPC 970. It is also ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
130 Nanometer
The 130 nanometer (130 nm) process refers to the level of semiconductor process technology that was reached in the 2000–2001 timeframe, by most leading semiconductor companies, like Intel, Texas Instruments, IBM, and TSMC. The origin of the 130 nm value is historical, as it reflects a trend of 70% scaling every 2–3 years. The naming is formally determined by the International Technology Roadmap for Semiconductors (ITRS). Some of the first CPUs manufactured with this process include Intel Tualatin family of Pentium III processors. Processors using 130 nm manufacturing technology * Motorola PowerPC 7447 and 7457 2002 * IBM Gekko (Nintendo GameCube) * IBM PowerPC G5 970 - October 2002 - June 2003 * Intel Pentium III Tualatin - 2001-06 * Intel Celeron Tualatin-256 - 2001-10-02 * Intel Pentium M Banias - 2003-03-12 * Intel Pentium 4 Northwood - 2002-01-07 * Intel Celeron Northwood-128 - 2002-09-18 * Intel Xeon Prestonia and Gallatin - 2002-02-25 * VIA C3 - 2001 * AMD A ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Branch Predictor
In computer architecture, a branch predictor is a digital circuit that tries to guess which way a branch (e.g., an if–then–else structure) will go before this is known definitively. The purpose of the branch predictor is to improve the flow in the instruction pipeline. Branch predictors play a critical role in achieving high performance in many modern pipelined microprocessor architectures such as x86. Two-way branching is usually implemented with a conditional jump instruction. A conditional jump can either be "taken" and jump to a different place in program memory, or it can be "not taken" and continue execution immediately after the conditional jump. It is not known for certain whether a conditional jump will be taken or not taken until the condition has been calculated and the conditional jump has passed the execution stage in the instruction pipeline (see fig. 1). Without branch prediction, the processor would have to wait until the conditional jump instruction ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Computer Cooling
Computer cooling is required to remove the waste heat produced by computer components, to keep components within permissible operating temperature limits. Components that are susceptible to temporary malfunction or permanent failure if overheated include integrated circuits such as central processing units (CPUs), chipsets, graphics cards, and hard disk drives. Components are often designed to generate as little heat as possible, and computers and operating systems may be designed to reduce power consumption and consequent heating according to workload, but more heat may still be produced than can be removed without attention to cooling. Use of heatsinks cooled by airflow reduces the temperature rise produced by a given amount of heat. Attention to patterns of airflow can prevent the development of hotspots. Computer fans are widely used along with heatsink fans to reduce temperature by actively exhausting hot air. There are also more exotic cooling techniques, such as li ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IMac G5
The iMac G5 is an all-in-one personal computer that was designed, manufactured and sold by Apple Computer from August 2004 to March 2006. It is the final iMac to use a PowerPC processor, making it the last model that could natively run Mac OS 9 (Classic) applications. It was replaced in January 2006 by the Intel-based iMac, which retained the features, price, and case design of the iMac G5. History In August 2004, the iMac design was overhauled. By this time, the PowerPC 970 (G5) processor had been released and was being used in the Power Mac G5. Famously, the Power Mac G5 needed multiple fans in a large casing (or else liquid cooling, an innovative solution Apple adopted for the highest-end Power Mac G5s) because of the high heat output from those CPUs. Apple's new iMac managed to incorporate the PowerPC 970 into an all-in-one design with a distinctive form factor. The computer used the same 17 and 20-inch widescreen LCDs found in the iMac G4, with the main logic board an ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Xserve G5
Xserve is a line of rack unit computers designed by Apple Inc. for use as servers. Introduced in 2002, it was Apple's first designated server hardware design since the Apple Network Server in 1996. In the meantime, ordinary Power Macintosh G3 and G4 models were rebranded as Macintosh Server G3 and Macintosh Server G4 with some alterations to the hardware, such as added Gigabit Ethernet cards, UltraWide SCSI cards, extra large and fast hard drives etc. and shipped with Mac OS X Server software. The Xserve initially featured one or two processors, but later switched over to the then-new transitioned to Intel with the Core 2-based Xeon offerings and subsequently switched again to two quad-core microprocessors. The Xserve could be used for a variety of applications, including file server, web server or even high-performance computing applications using clustering – a dedicated cluster Xserve, the Xserve Cluster Node, without a video card and optical drives was also available. ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
L2 Cache
A CPU cache is a hardware cache used by the central processing unit (CPU) of a computer to reduce the average cost (time or energy) to access data from the main memory. A cache is a smaller, faster memory, located closer to a processor core, which stores copies of the data from frequently used main memory locations. Most CPUs have a hierarchy of multiple cache levels (L1, L2, often L3, and rarely even L4), with different instruction-specific and data-specific caches at level 1. The cache memory is typically implemented with static random-access memory (SRAM), in modern CPUs by far the largest part of them by chip area, but SRAM is not always used for all levels (of I- or D-cache), or even any level, sometimes some latter or all levels are implemented with eDRAM. Other types of caches exist (that are not counted towards the "cache size" of the most important caches mentioned above), such as the translation lookaside buffer (TLB) which is part of the memory management unit (MMU) ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM BladeCenter
The IBM BladeCenter was IBM's blade server architecture, until it was replaced by Flex System in 2012. The x86 division was later sold to Lenovo in 2014. History Introduced in 2002, based on engineering work started in 1999, the IBM eServer BladeCenter was relatively late to the blade server market. It differed from prior offerings in that it offered a range of x86 Intel server processors and input/output (I/O) options. The naming was changed to IBM BladeCenter in 2005. In February 2006, IBM introduced the BladeCenter H with switch capabilities for 10 Gigabit Ethernet and InfiniBand 4X. A web site called Blade.org was available for the blade computing community through about 2009. In 2012, the replacement Flex System was introduced. Enclosures IBM BladeCenter (E) The original IBM BladeCenter was later marketed as BladeCenter E. Power supplies have been upgraded through the life of the chassis from the original 1200 to 1400, 1800, 2000 and 2320 watt. The BladeCent ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Northbridge (computing)
In computing, a northbridge (also host bridge, or memory controller hub) is one of two chips comprising the core logic chipset architecture on a PC motherboard. A northbridge is connected directly to a CPU via the front-side bus (FSB) to handle high-performance tasks, and is usually used in conjunction with a slower southbridge to manage communication between the CPU and other parts of the motherboard. Since the 2010s, die shrink and improved transistor density have allowed for increasing chipset integration, and the functions performed by northbridges are now often incorporated into other components (like southbridges or CPUs themselves). As of 2019, Intel and AMD had both released chipsets in which all northbridge functions had been integrated into the CPU. Modern Intel Core processors have the northbridge integrated on the CPU die, where it is known as the uncore or system agent. On older Intel based PCs, the northbridge was also named external memory controller hub ('' ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Double Data Rate
In computing, a computer bus operating with double data rate (DDR) transfers data on both the rising and falling edges of the clock signal. This is also known as double pumped, dual-pumped, and double transition. The term toggle mode is used in the context of NAND flash memory. Overview The simplest way to design a clocked electronic circuit is to make it perform one transfer per full cycle (rise and fall) of a clock signal. This, however, requires that the clock signal changes twice per transfer, while the data lines change at most once per transfer. When operating at a high bandwidth, signal integrity limitations constrain the clock frequency. By using both edges of the clock, the data signals operate with the same limiting frequency, thereby doubling the data transmission rate. This technique has been used for microprocessor front-side busses, Ultra-3 SCSI, expansion buses ( AGP, PCI-X), graphics memory ( GDDR), main memory (both RDRAM and DDR1 through DDR5), and t ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Microprocessor Report
''Microprocessor Report'' is a newsletter covering the microprocessor industry. The publication is accessible only to paying subscribers. To avoid bias, it does not take advertisements. The publication provides extensive analysis of new high-performance microprocessor chips. It also covers microprocessor design issues, microprocessor-based systems, memory and system logic chips, embedded processors, GPUs, DSPs, and intellectual property (IP) cores. History and profile ''Microprocessor Report'' was first published in 1987 by Michael Slater. Original board members included Bruce Koball, George Morrow, and J H Wharton all of whom served for many years. Originally published monthly in print, since 2000 it has been published weekly online and monthly in print. Slater left MicroDesign Resources (MDR), at the end of 1999. Typical articles describe the internal design and feature set of microprocessors from vendors such as Intel, Broadcom, and Qualcomm. The articles usually compare th ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Floating-point Unit
In computing, floating-point arithmetic (FP) is arithmetic that represents real numbers approximately, using an integer with a fixed precision, called the significand, scaled by an integer exponent of a fixed base. For example, 12.345 can be represented as a base-ten floating-point number: 12.345 = \underbrace_\text \times \underbrace_\text\!\!\!\!\!\!^ In practice, most floating-point systems use base two, though base ten ( decimal floating point) is also common. The term ''floating point'' refers to the fact that the number's radix point can "float" anywhere to the left, right, or between the significant digits of the number. This position is indicated by the exponent, so floating point can be considered a form of scientific notation. A floating-point system can be used to represent, with a fixed number of digits, numbers of very different orders of magnitude — such as the number of meters between galaxies or between protons in an atom. For this reason, floating-po ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
.jpg "Click for more on -> IBM BladeCenter")
