|
512-bit
There are currently no mainstream general-purpose CPU, processors built to operate on 512-bit integers or addresses, though a number of processors do operate on 512-bit data. Representation A 512-bit register can store 2512 different values. The range of integer values that can be stored in 512 bits depends on the Integer (computer science)#Value and representation, integer representation used. The maximum value of an unsigned 512-bit integer is 2512 − 1, written in decimal as 13,407,807,929,942,597,099,574,024,998,205,846,127,479,365,820,592,393,377,723,561,443,721,764,030,073,546,976,801,874,298,166,903,427,690,031,858,186,486,050,853,753,882,811,946,569,946,433,649,006,084,095 or approximately 1.34078 x 10154, or textualized as over 13.407 Quinquagintillion. Hardware The Intel Xeon Phi has a vector processing unit with 512-bit vector registers, each one holding sixteen 32-bit computing, 32-bit elements or eight 64-bit computing, 64-bit elements, and one instruction can ope ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
AVX-512
AVX-512 are 512-bit extensions to the 256-bit Advanced Vector Extensions SIMD instructions for x86 instruction set architecture (ISA) proposed by Intel in July 2013, and implemented in Intel's Xeon Phi x200 (Knights Landing) and Skylake-X CPUs; this includes the Core-X series (excluding the Core i5-7640X and Core i7-7740X), as well as the new Xeon Scalable Processor Family and Xeon D-2100 Embedded Series. AVX-512 consists of multiple extensions that may be implemented independently. This policy is a departure from the historical requirement of implementing the entire instruction block. Only the core extension AVX-512F (AVX-512 Foundation) is required by all AVX-512 implementations. Besides widening most 256-bit instructions, the extensions introduce various new operations, such as new data conversions, scatter operations, and permutations. The number of AVX registers is increased from 16 to 32, and eight new "mask registers" are added, which allow for variable selection and blend ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
